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In this work, we have compared SiNx passivation, hydrogen peroxide, and sulfuric acid treatment
on AlGaN/GaN HEMTs surface after full device fabrication on Si substrate. Both the chemical
treatments resulted in the suppression of device pinch-off gate leakage current below 1 lA/mm,
which is much lower than that for SiNx passivation. The greatest suppression over the range of
devices is observed with the sulfuric acid treatment. The device on/off current ratio is improved
(from 104–105 to 107) and a reduction in the device sub-threshold (S.S.) slope (from 215 to
90mV/decade) is achieved. The sulfuric acid is believed to work by oxidizing the surface which
has a strong passivating effect on the gate leakage current. The interface trap charge density (Dit) is
reduced (from 4.86 to 0.90 1012cm2 eV1), calculated from the change in the device S.S. The
gate surface leakage current mechanism is explained by combined Mott hopping conduction and
Poole Frenkel models for both untreated and sulfuric acid treated devices. Combining the sulfuric
acid treatment underneath the gate with the SiNx passivation after full device fabrication results in
the reduction of Dit and improves the surface related current collapse.VC 2014 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4904923]
I. INTRODUCTION
In recent years, GaN based AlGaN/GaN HEMTs have
demonstrated excellent potential for power electronics owing
to very favorable material properties such as high electron
mobility, high 2DEG concentration, and a wide band gap for
a large blocking voltage capability. However, due to the
presence of surface states, devices generally suffer from DC
to RF dispersion, otherwise known as current collapse.1–3
This effect can severely limit the HEMT switching perform-
ance in power electronics applications. Additionally, for
practical power applications at high operating voltages, it is
very important to reduce the gate leakage current in the
blocking state.
There have been several successful demonstrations of
the suppression of surface related current collapse by depos-
iting different dielectric layers such as SiNx, SiO2, AlN,
HfO2, and Al2O3.
4–8 SiNx deposited by Plasma Enhanced
Chemical Vapor Deposition (PECVD) is generally effective
and widely used as a passivation technique and also serves to
support field plates for high voltage operation,9 but the sur-
face leakage can be dependent on the prior chemical state of
the surface and the details of the deposition conditions. In
the past, hydrogen peroxide (H2O2) treatment on the AlGaN
surface was shown10 to reduce the gate leakage current, but
no detailed studies on surface leakage mechanisms were
conducted.
In this work, we have compared SiNx passivation, hydro-
gen peroxide (H2O2), and sulfuric acid (H2SO4) treatment on
GaN/AlGaN/GaN surfaces after full device fabrication (post-
gate metal deposition). We have identified the surface conduc-
tion mechanisms and suggest an optimum combination of sur-
face treatment and SiNx to achieve a good combination of
reduced current collapse and low gate leakage.
II. RESULTS AND DISCUSSION
The wafers were grown by metal organic chemical vapor
deposition on 6-in. Si substrates. To facilitate the growth on
the Si substrate, a nucleation layer of AlN (250 nm) was used
together with a series of compositionally graded Fe-doped
AlGaN layers and GaN layers. A 12 nm thick AlN layer was
inserted between the Fe-doped region and the unintentionally
doped GaN channel region (1.9lm). A 1 nm mobility
enhancement AlN layer was grown on the channel layer and
an Al0.28Ga0.78N barrier layer of thickness 27 nm grown on
top of that. Finally, the wafer was capped with a 2 nm
undoped GaN layer. A standard device fabrication procedure
was followed with mesa isolation achieved by inductively
coupled plasma etching. The ohmic contacts used Ti/Al/Ti/Au
(20 nm/100 nm/45 nm/55 nm) metal stacks which were
annealed at 850 C for 30 s. The 1lm long Ni/Au (20 nm/
140 nm) gate was deposited symmetrically between the
source-drain contacts (7lm separation). Finally, Ti/Au
(20 nm/200 nm) bond pads were deposited to allow electrical
probing of the devices. The contact resistance and sheet resist-
ance extracted from the transmission line measurement are
0.8 X mm and 400 X/sq, respectively. Hall measurements
a)Author to whom correspondence should be addressed. Electronic mail:
zaffar.zaidi@sheffield.ac.uk.
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yielded a mobility of 2036 cm2 V1 s1 and 2DEG density of
6.9 1012cm2. Chemical treatments of post-processed devi-
ces were carried out by exposure to H2O2 (30% concentrated)
or H2SO4 (98% concentrated) solutions for 48 h at room
temperature (we did not do a systematic study of the effect of
treatment time and temperature but the large treatment time
compared to that used in Ref. 10 was thought to be due to the
relative stability of the oxides of the GaN cap used in this
work). The H2SO4 treatment was also performed pre-gate
metal deposition. PECVD was used to deposit the 100 nm
SiNx passivation layers. (The PECVD SiNx deposition condi-
tions were: pressure 900 mTorr, temperature 300 C, RF
power 25W, RF 13.56 MHz, and DC bias 7 V). Devices were
measured before and after the treatment.
The gate transfer characteristics of AlGaN/GaN HEMT
devices before and after 100 nm PECVD SiNx post-gate metal
passivation, H2O2 and H2SO4 post-gate metal treatment, and
H2SO4 pre-gate metal treatment are shown in Figure 1.
Compared with SiNx passivation, both chemical treatments
resulted in much greater suppression of gate leakage current
(<1lA/mm), an improved sub-threshold slope (S.S.) and
higher on/off current ratios (107). Although the untreated
devices showed a range of gate leakage currents, over the
devices studied in this work, H2SO4 treatment was found to
be the most effective in suppressing the gate leakage current
and improving the S.S. Compared to other treatments, a no-
ticeable reduction in peak drain current (from 647 to 427mA/
mm at VGS¼þ2V) is observed in the H2SO4 treated device
together with a larger positive shift in threshold voltage.
These results suggest that H2SO4 treatment oxidizes the sur-
face and, in the process, consumes some of the barrier layer
(AlGaN) which in turn reduces the 2DEG charge. Formation
of an oxide layer on the surface has a strong passivating effect
and reduces the overall gate leakage current.
FIG. 1. Gate transfer characteristics of AlGaN/GaN HEMTs before and after (a) 100 nm SiN post-gate metal passivation, (b) H2O2 post-gate metal treatment,
(c) H2SO4 post-gate metal treatment, and (d) H2SO4 pre-gate metal treatment.
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In order to extract the interface trap charge density (Dit)
from the S.S., we performed H2SO4 pre-gate metal treatment
as shown in Figure 1(d) and an almost identical suppression
in gate leakage is observed compared to treatment after the
gate deposition. It is not possible to compare the same device
in this case since H2SO4 treatment is performed pre-gate
metal and variations in the electrical characteristics from de-
vice to device made it difficult to directly compare with and
without treatment. However, the S.S. is reduced for a typical
untreated device from 215mV/decade to 90mV/decade after
the H2SO4 treatment. Using the expression for Dit
11
Dit ¼
S:S:
ln 10ð Þ

q
kT
 1
 
C
q2
; (1)
where q is electron charge, k is the Boltzmann constant, T is
temperature in Kelvin, and C is the gate capacitance per unit
area, we measure an equivalent reduction in Dit from 4.9 to
0.9 1012cm2 eV1 after H2SO4 treatment.
In order to measure the gate surface and bulk leakage
(through the channel) components independently, a custom test
structure incorporating a guard ring is used12 as shown in
Figure 2(a) and the results before and after the chemical treat-
ments are shown in Figure 2(b). It can be seen that compared to
untreated devices, both H2SO4 and H2O2 treatments are effec-
tive in suppressing the gate surface leakage component as
expected. However, H2SO4 treatment also suppressed the gate
bulk leakage component by a few orders of magnitude as shown
in Figure 2(b). These results suggest that surface oxidization by
H2SO4 treatment influences the overall gate bulk leakage
through modification of the gate edge electron injection where
the electric field is highest. The reduction in 2DEG charge will
also reduce the peak electric field near the gate edge.
We have selected the H2SO4 treated devices for further
detailed study of the gate surface leakage mechanism and
compared it with the untreated device. The Arrhenius plots
are shown in Figures 3(a) and 3(b) with activation energies
extracted from the gate surface leakage at different voltage
biases for untreated and H2SO4 treated devices, respectively.
For identification purposes, we have split the inverse temper-
ature axis into two regions in the H2SO4 treated device (low
and high temperatures).
For the untreated device, a straight line fit can be
extended over most of the temperature regime and activation
energies are measured in the range of 0.26–0.31 eV, which
agrees well with that reported in the literature.12–14 Note that
there is a departure from the straight line at low
FIG. 2. (a) Surface leakage test structure circuit configuration showing gate
bulk and surface leakage components. (b) Leakage currents measured from
test structure after both H2O2 and H2SO4 chemical treatments.
FIG. 3. Arrhenius plot with activation energies extracted from gate surface leakage component (a) for untreated device and (b) for H2SO4 treated device.
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temperatures. The reason for this is unclear but it may indi-
cate the onset of the domination of states with much smaller
activation energies. However, for the H2SO4 treated device,
two distinct slope regions can be seen. In the lower tempera-
ture region (<130 C), the activation energy is similar to the
untreated device, but at higher temperature (>130 C) it has
increased to around 0.5–0.6 eV. For both cases, the activa-
tion energy reduces with an increase in applied voltage. The
clear dependence of surface leakage current on temperature
rules out a tunneling mechanism. A two-dimensional vari-
able range Mott hopping conduction model (2D-VRH) was
used to analyze the data. The temperature dependent conduc-
tivity, r, is given by the Mott expression15,16
rðTÞa exp ½ð1=TÞ1=3; (2)
where T is the temperature in Kelvin.
Plots of surface leakage current versus 1/T1/3 are shown
for both the untreated and H2SO4 treated devices in Figures
4(a) and 4(b), respectively. A good fit of the surface leakage
current with the 2D-VRH model is obtained. In contrast to the
untreated device, two distinct fits in the H2SO4 treated device
suggest that at the lower temperature range (<130 C) electron
hopping along the surface states is via shallow states and in the
higher temperature (>130 C) range effects from electrons
trapped in the deeper states are also introduced. These results
indicate that even though H2SO4 treatment has reduced the
interface trap charge density (Dit), in turn reducing gate leakage
current, it has introduced some deeper level electron traps on
the surface.
To understand the dependence of activation energy on
applied voltage, Poole-Frenkel behavior17 was considered.
The observed exponential dependence of surface leakage
FIG. 4. Mott’s hopping conduction model plot of surface leakage with 1/T1/3 temperature dependence (a) for untreated device and (b) for H2SO4 treated device.
FIG. 5. Plot of log (Isurface/Vb) versus square root of applied voltage (Vb) at different temperatures (a) for an untreated device and (b) for an H2SO4 treated device.
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current with the square root of applied voltage (Vb), a charac-
teristic of Poole-Frenkel emission, was plotted with different
temperatures for both the untreated and H2SO4 treated devi-
ces as shown in Figures 5(a) and 5(b), respectively. These
excellent straight line fits suggest that a hopping conduction
model combined with Poole-Frenkel emission is responsible
for the surface leakage mechanism. The proposed model is
shown in Figure 6.
Extrapolated values of activation energy to zero bias
from the plots of Figure 3 are shown in Figure 7. The zero
bias activation energy values are a measure of the trap depth
in the absence of any applied electric field. For the untreated
device, the activation energy is 0.33 eV, which is in good
agreement with the low-bias Arrhenius plots of Figure 3 and
the trap depths reported previously.12–14 However, for the
H2SO4 treated device, the activation energy is very similar at
low temperatures (0.3 eV) but increases significantly to
0.68 eV at high temperatures. This again highlights the fact
that the H2SO4 treatment has introduced some deep level
traps in the surface states.
The presence of deep level surface states can be cata-
strophic as electrons get trapped in the surface states under
normal switching conditions causing a reduction in the total
available drain current (current collapse) due to their slug-
gish response to changing bias. Therefore, to reduce the
charge trapping effects and gate leakage and to improve the
S.S., H2SO4 pre-gate metal treatment is combined with
100 nm PECVD SiNx surface passivation and the results are
shown in Figure 8. This optimum configuration sustains a
low gate leakage (<1 lA/mm) with reduced sub-threshold
slope (1006 10mV/dec).
To characterize the charge trapping along the surface,
single pulse gate lag measurements were performed. In
the pulse measurements, the device was biased by a dc
voltage source in the off-state below the gate pinch-off
voltage (6V), and then the gate is turned on by a short
duration pulse (400 ns) during which the drain current
flows and its magnitude is measured. The gate lag is the
ratio of pulse to dc drain current at fixed drain-source
bias (VDS¼ 10V) and the results are shown in Figure 9.
A low gate lag ratio of 0.46 0.2 is measured in the
H2SO4 treated devices, showing that the treatment is not
effective in mitigating the current collapse. This may be
due to the presence of the 0.3 eV and 0.68 eV states
FIG. 6. Gate surface leakage mechanism along the surface states explained by
combined effect of hopping conduction (blue) and Poole-Frenkel (red)
behavior.
FIG. 7. Extrapolated values of activation energy to zero bias plotted against the square root of voltage for (a) untreated device and (b) H2SO4 treated device at
high temperatures (>130 C).
FIG. 8. Gate transfer characteristics of AlGaN/GaN HEMTs with H2SO4
treatment combined with 100 nm SiN passivation. The black curves are for
pre-gate metal treatment and the red curves are for treatment after gate metal
deposition. In both cases the SiN was deposited after the gate metal.
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which act as electron traps and hence lead to the forma-
tion of virtual gate. However, with the addition of the
100 nm SiNx passivation, the gate lag ratio is drastically
improved to 0.856 0.1.
III. CONCLUSION
We have demonstrated that the H2SO4 treatment is more
effective in reducing the gate leakage compared to H2O2
when using a GaN cap layer. The surface oxidization by the
H2SO4 treatment has a strong passivating effect and reduces
the overall gate leakage current. The chemical treatment can
form a very effective and easy method to reduce high gate
leakage currents in GaN/AlGaN/GaN HEMTs. After the
treatment, the device sub-threshold slope is significantly
reduced due to a reduction in the interface trap charge den-
sity. The surface leakage mechanism is explained by a com-
bined Mott hopping conduction and Poole-Frenkel model.
After the H2SO4 treatment, some deep level traps are intro-
duced along the surface states resulting in current collapse.
Therefore, an optimized H2SO4 treatment plus a SiNx passi-
vation is required to reduce the surface trap charge density
and current collapse whilst maintaining low gate leakage
with improved sub-threshold slope.
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